

REMARKS/ARGUMENTS

Claims pending in the instant application are numbered 1-16. Claims 1-10 and 13-16 presently stand rejected. Claims 11 and 12 presently stand objected to. Claims 1, 4, 6, 8, 9, 13 and 14 have been amended herewith. The Applicant respectfully requests that the amendments be entered and that the instant application be reconsidered in view of the following remarks.

35 U.S.C. § 102 Rejections

In the October 13, 2005 Office Action, claims 1 is rejected under 35 U.S.C. § 102(b) as being anticipated by Roy et al, US Patent No. 6,388,495 (hereinafter Roy). In addition, claims 1-10 and 13-16 are further rejected in the June 3, 2005 Office Action under 35 U.S.C. § 102(b) as being anticipated by Lam et al, US Patent No. 5,856,760 (hereinafter Lam).

With regard to a rejection under 35 U.S.C. § 102, MPEP § 2131.01 sets forth that

“A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference.” *Verdegaal Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987)

Independent claim 1 of the instant patent application expressly recites:

1. A circuit, comprising:

a first current limiting circuit including a first switch and a first current source coupled between a selector terminal and a first voltage bus, the first current source having a first fixed current limit value, *the first current limiting circuit adapted to limit a current out of the selector terminal to the first fixed current limit value* in response to a voltage on the selector terminal; and

a second current limiting circuit including a second switch and a second current source coupled between the selector terminal and a second voltage bus, the second current source having a second fixed current limit value, *the second current limiting circuit adapted to limit a current into the selector terminal to the second fixed current limit value* in response to the voltage on the selector terminal.

Roy is directed to a dynamic termination and clamping circuit. Roy fails to disclose, teach or even fairly suggest the limitations of the first current limiting circuit to *limit a current out of the selector terminal to the first fixed current limit value* in response to a voltage on the selector terminal and/or the second current limiting circuit to *limit a current into the selector terminal to the second fixed current limit value* in response to the voltage on the selector terminal. These claim limitations are expressly recited. With respect to Roy, and in particular Figure 6, which is referenced specifically in the October 13, 2005 Final Action, Roy's "first current limiting circuit (120)" and second current limiting circuit (155)" are in fact voltage clamps, not current limiting circuits having fixed current limit values as expressly recited in the Applicant's claims. A fair reading of Roy, reveals in column 6, lines 3-31 that

The pad 105 is clamped to the V_{SS} voltage 115 by NMOS device 120.

(Emphasis added). Similarly, Roy states in column 6, lines 50-51,

Voltage at pad 105 is clamped to the V_{DD} voltage 110 by PMOS device 155.

(Emphasis added).

In the October 13, 2005 Final Action, the Examiner remarks that "it is well known that voltage is proportional to current ($V = IR$)."

However, the claims as presently amended now expressly recite *fixed current limit* values, which are therefore not proportional to the voltage disclosed in Roy and as noted by the Examiner in the October 13, 2005 Final Action.

Lam is directed to an overdrive protection clamp scheme for feedback amplifiers.

Lam also fails to disclose, teach or even fairly suggest the limitations of the first current limiting circuit to *limit a current out of the selector terminal to the first fixed current limit*

value in response to a voltage on the selector terminal and/or the second current limiting circuit *to limit a current into the selector terminal to the **second fixed current limit value*** in response to the voltage on the selector terminal. In the October 13, 2005 Office Action, Lam is characterized as including “a first current limiting circuit (50)” and “a second current limiting circuit (52).” However, like Roy, a fair reading of Lam reveals that elements 50 and 52 are not current limiting circuits having fixed current limits but are instead **voltage** clamps. For example, in column 4, lines 57-59 that

The two bootstrapped **voltage clamps** 50, 52 are connected to circuit node 24, which is the junction between the amplifier’s input and output stages.

(Emphasis added). Therefore, Lam also fails to disclose, teach or even fairly suggest that Lam’s bootstrapped voltage claims 50 and 52 are current limiting circuits *to limit a current out of the selector terminal to the **first fixed current limit value*** in response to a voltage on the selector terminal and/or the second current limiting circuit *to limit a current into the selector terminal to the **second fixed current limit value*** in response to the voltage on the selector terminal, as expressly recited in the Applicant’s presently claimed invention.

The remaining rejected claims 2-10 and 13-16 are dependent claims of claim 1 and therefore distinguish by virtue of the dependence. Indeed, claims 2-10 and 13-16 distinguish for at least the same reasons as independent claim 1 in addition to adding further limitations of their own. Since both Roy and/or Lam, whether taken singularly or in combination both fail to disclose, teach or fairly suggest expressly recited claim limitations, the Applicant respectfully request that the instant section 102 rejections be withdrawn.

If there is a deficiency in fees, please charge our Deposit Acct. No. 02-2666.

The Applicant respectfully requests that a timely Notice of Allowance be issued in this case.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Date: 1-12-06


James Y. Go
Reg. No. 40,621

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, CA 90025-1026
(206) 292-8600

FIRST CLASS CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

on January 12, 2006

Date of Deposit

Yuko Tanaka

Name of Person Mailing Correspondence

Y. Tanaka

Signature

Jan. 12, 2006

Date